1.11

Who makes 2.5D/3D advanced packaging for AI data centers

2.5D/3D advanced packaging (CoWoS-S/L/R, SoIC, EMIB/Foveros, I-Cube)

constrained

The 2.5D/3D processes that combine a compute die, HBM memory stacks, and a substrate into one finished package — the step that turns silicon into a shippable AI accelerator.

Advanced packaging takes the finished die from the advanced-node foundry step, combines it with HBM memory stacks (see Layer 2) on an interposer or bridge (Interposers, silicon bridges, RDL), and mounts the result on a substrate (ABF / high-layer package substrates) — the step that actually produces a shippable AI accelerator rather than a bare die. It's the part of the chain that has repeatedly been the binding constraint on how many finished accelerators can reach the market, independent of how much wafer capacity exists upstream, because 2.5D/3D packaging capacity has historically been smaller and slower to add than logic wafer capacity. One company's dominance in this specific process, as the taxonomy itself notes, has made packaging allocation as consequential to accelerator supply as foundry allocation, with a set of OSATs (see the child part below) picking up back-end and overflow work when primary capacity is full. For investors, the packaging step is arguably the single highest-conviction choke point in the whole compute-silicon chain: qualification cycles for a new packaging process are long, the process is capital-intensive to add capacity for, and demand for it has consistently run ahead of what's available.

AI delta: Multi-die AI accelerator packages — a compute die plus HBM stacks — require advanced 2.5D/3D packaging that ordinary logic chips never needed, and packaging capacity has repeatedly been the first-order constraint on how many finished accelerators can ship.

The same TSMC capacity crunch applies here: CoWoS advanced-packaging capacity "remained in short supply" in Q3 2026, per the DigiTimes report on 1.09's foundry shortage (2026-09-15).

Appears at:Enterprise / small coloLarge colo / hyperscale buildingAI campusGW-class campus· cooling:any — Every merchant and custom AI accelerator needs advanced packaging; volume tracks total accelerator unit count across all tiers rather than any single facility's footprint.

Companies on this part (3)

CompanyRoleOwnershipTickerPrice1dConfidenceNote
IntelmanufacturerpublicINTC86.96 USD+2.6%inferredFoundry
Samsung Electronicsmanufacturerpublic005930.KS215500 KRW+0.2%inferred
TSMCmanufacturerpublic2330.TW2385 TWD-0.8%inferreddominant and the historical bottleneck

OSATs taking CoWoS back-end and overflow 1.11a

CompanyRoleOwnershipTickerPrice1dConfidenceNote
AmkormanufacturerpublicAMKR39.30 USD+1.8%inferred
ASE Technology (ASE/SPIL)manufacturerpublic3711.TW654 TWD-4.1%inferred
KYECmanufacturerpublic2449.TW263 TWD-5.6%inferredtest
Powertechmanufacturerpublic6239.TW248 TWD-6.9%inferred

Who competes here

The same table read the other way: every company above competes for 2.5D/3D advanced packaging sockets. Confidence tags matter — an inferred placement is a lead, not a confirmed rivalry.

Seen in real machines

2.5D/3D advanced packaging is named in 6 of the rack teardowns and supercomputer breakdowns on this site. Each line below is a piece of that machine. The companies shown are the ones named on that line, not necessarily the maker of this part.

Nearby parts

From the blog

Watch

A Brief History of Semiconductor Packaging
Asianometry — traces the path from wire bonding to today's 2.5D/3D advanced packaging
Click to load from YouTube · open on YouTube ↗
TSMC’s CoWoS Explained: The Packaging Tech Powering AI Chips
TechNews Pro — explains TSMC's CoWoS 2.5D packaging that pairs GPU dies with HBM stacks
Click to load from YouTube · open on YouTube ↗

Independent videos — no affiliation; nothing loads from YouTube until you click.

Latest feed

Questions about 2.5D/3D advanced packaging

What is 2.5D/3D advanced packaging?
The 2.5D/3D processes that combine a compute die, HBM memory stacks, and a substrate into one finished package — the step that turns silicon into a shippable AI accelerator.
Which companies make 2.5D/3D advanced packaging for AI data centers?
This catalog lists 3 companies on 2.5D/3D advanced packaging, 3 of them with listed equity: Intel, Samsung Electronics, TSMC.
How does AI change demand for 2.5D/3D advanced packaging?
Multi-die AI accelerator packages — a compute die plus HBM stacks — require advanced 2.5D/3D packaging that ordinary logic chips never needed, and packaging capacity has repeatedly been the first-order constraint on how many finished accelerators can ship.
2.5D/3D advanced packaging — is it a supply bottleneck?
This catalog flags 2.5D/3D advanced packaging as "constrained". The same TSMC capacity crunch applies here: CoWoS advanced-packaging capacity "remained in short supply" in Q3 2026, per the DigiTimes report on 1.09's foundry shortage (2026-09-15). The bottlenecks page lists every part carrying a sourced supply constraint.
How reliable are these 2.5D/3D advanced packaging supplier placements?
The 3 placements on this part break down as 3 inferred. "disclosed" means the company or a filing says so; "reported" comes from trade press or a reference-design list; "inferred" is a taxonomy lead with no citation yet.

Sources: placements without a source URL come from the taxonomy seed and are tagged accordingly. How this data is built.· Markdown · JSON