<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
<channel>
<title>Interposers, silicon bridges, RDL</title>
<link>https://gridtochip.site/parts/compute-silicon-and-packaging/interposers-silicon-bridges-rdl</link>
<description>News and posts about Interposers, silicon bridges, RDL on GridToChip</description>
<item>
<title>Nvidia unveils OOI CPO prototype for post-2028 AI needs</title>
<link>https://www.digitimes.com/news/a20261023PD240/nvidia-cpo-interposer-technology-2026.html</link>
<pubDate>Sun, 25 Oct 2026 00:45:44 GMT</pubDate>
<description>DigiTimes</description>
</item>
<item>
<title>AI chip scaling shifts into 3D, with performance per watt the new benchmark, says former TSMC VP</title>
<link>https://www.digitimes.com/news/a20261021PD223/performance-3d-tsmc-demand-design.html</link>
<pubDate>Wed, 21 Oct 2026 02:17:39 GMT</pubDate>
<description>The semiconductor industry's focus for AI computing is shifting towards 3D architectures, making power efficiency the primary measure of improvement. (DigiTimes)</description>
</item>
<item>
<title>Contrel, FSE combine laser and plasma processes for advanced packaging</title>
<link>https://www.digitimes.com/news/a20261021PD203/contrel-laser-packaging-high-end-dual-core.html</link>
<pubDate>Wed, 21 Oct 2026 00:37:05 GMT</pubDate>
<description>Contrel and FSE presented combined laser and plasma process technologies at TPCA Show 2026, focusing on applications in advanced packaging and high-end substrate manufacturing. (DigiTimes)</description>
</item>
<item>
<title>AUO selects glass substrate specs for semiconductor processes, not size rivalry</title>
<link>https://www.digitimes.com/news/a20261020PD237/auo-substrate-lcd-packaging-osat.html</link>
<pubDate>Tue, 20 Oct 2026 07:38:00 GMT</pubDate>
<description>AUO is customizing its glass core substrate specifications for semiconductor process needs instead of focusing on panel size competition, aiming to supply OSAT leaders like ASE and Powertech. (DigiTimes)</description>
</item>
<item>
<title>AI substrate bottleneck shifts from design to manufacturing</title>
<link>https://www.digitimes.com/news/a20261020PD226/substrate-packaging-manufacturing-accelerator-capacity.html</link>
<pubDate>Tue, 20 Oct 2026 04:02:07 GMT</pubDate>
<description>The increasing size, layer count, and power demands of accelerator substrates are causing the primary industry bottleneck to shift from design limitations to physical manufacturing capacity. (DigiTimes)</description>
</item>
<item>
<title>Samsung Electro-Mechanics' US$5.1 billion expansion faces equipment supply constraints</title>
<link>https://www.digitimes.com/news/a20261016VL216/equipment-semco-expansion-production-substrate.html</link>
<pubDate>Sat, 17 Oct 2026 00:07:22 GMT</pubDate>
<description>Samsung Electro-Mechanics' planned expansion for AI server substrate production is reportedly facing equipment supply constraints and longer delivery times from machinery manufacturers. (DigiTimes)</description>
</item>
<item>
<title>Analysis: TSMC-GF deal moves mature nodes into AI packaging: What it means for China</title>
<link>https://www.digitimes.com/news/a20261016PD220/capacity-globalfoundries-packaging-tsmc-wafer.html</link>
<pubDate>Fri, 16 Oct 2026 03:53:56 GMT</pubDate>
<description>The agreement between TSMC and GF suggests that advanced packaging techniques, such as those involving 2.5D/3D integration and interposers, are being applied to mature semiconductor nodes, which impacts the electronics supply chain. (DigiTimes)</description>
</item>
<item>
<title>Analysis: GlobalFoundries' calculus behind US$2 billion entry into TSMC's CoWoS ecosystem</title>
<link>https://www.digitimes.com/news/a20261015PD220/tsmc-globalfoundries-cowos-manufacturing-silicon.html</link>
<pubDate>Thu, 15 Oct 2026 04:00:19 GMT</pubDate>
<description>GlobalFoundries has signed a multi-year agreement with TSMC to provide silicon interposer capacity for its CoWoS advanced packaging ecosystem at its Malta facility. (DigiTimes)</description>
</item>
<item>
<title>Beyond Lithography: 3D Scaling Puts New Demands on Materials</title>
<link>https://www.eetimes.com/beyond-lithography-3d-scaling-puts-new-demands-on-materials</link>
<pubDate>Wed, 14 Oct 2026 18:29:24 GMT</pubDate>
<description>ASM International discusses the critical role of materials and process innovations required to support increasingly complex 3D semiconductor packaging and scaling. (EE Times)</description>
</item>
<item>
<title>Analyzing Intel's EMIB and Foveros advanced packaging roadmaps</title>
<link>https://www.tomshardware.com/tech-industry/semiconductors/analyzing-intels-emib-and-foveros-advanced-packaging-roadmaps-how-intel-plans-to-scale-chips-in-every-direction</link>
<pubDate>Wed, 14 Oct 2026 12:50:00 GMT</pubDate>
<description>The report analyzes the current status and future trajectory of Intel's EMIB and Foveros advanced packaging technologies. (Tom's Hardware)</description>
</item>
<item>
<title>Europe’s Advanced Packaging Gap: Fraunhofer, Swissbit Target the Missing Middle</title>
<link>https://www.eetimes.com/europe-advanced-packaging-gap-fraunhofer-swissbit-target-the-missing-middle</link>
<pubDate>Tue, 13 Oct 2026 09:06:10 GMT</pubDate>
<description>Fraunhofer and Swissbit are collaborating to address the shortage in the 'missing middle' of advanced packaging for high-performance computing and AI hardware. (EE Times)</description>
</item>
<item>
<title>Samsung, SK Hynix accept ASML's 10% price hike in parts, report says</title>
<link>https://www.digitimes.com/news/a20261012VL211/samsung-sk-hynix-asml-equipment-revenue.html</link>
<pubDate>Mon, 12 Oct 2026 03:12:32 GMT</pubDate>
<description>Samsung and SK Hynix have reportedly agreed to a 10% price increase from ASML for semiconductor manufacturing equipment and parts. (DigiTimes)</description>
</item>
<item>
<title>TPCA Show 2026 to spotlight AI computing, Unimicron chair keynote</title>
<link>https://www.digitimes.com/news/a20261008PD253/tpca-2026-unimicron-demand-hardware.html</link>
<pubDate>Sat, 10 Oct 2026 06:27:51 GMT</pubDate>
<description>The TPCA Show 2026 will feature a keynote from Unimicron focusing on advancements in substrate materials and high-layer-count packaging for AI computing. (DigiTimes)</description>
</item>
<item>
<title>Advanced packaging leads Malaysia's push up the chip value chain as AI reshapes demand, says Yole analyst</title>
<link>https://www.digitimes.com/news/a20261008VL226/malaysia-packaging-manufacturing-growth-yole.html</link>
<pubDate>Sat, 10 Oct 2026 06:26:21 GMT</pubDate>
<description>An analyst from Yole highlights Malaysia's growing role in the semiconductor supply chain, specifically noting the importance of advanced packaging technologies driven by AI demand. (DigiTimes)</description>
</item>
<item>
<title>Connecting Chiplets Isn’t Enough – Solving the Data Movement Challenge in Multi-Die Systems</title>
<link>https://www.eetimes.com/connecting-chiplets-isnt-enough-solving-the-data-movement-challenge-in-multi-die-systems</link>
<pubDate>Fri, 09 Oct 2026 14:21:07 GMT</pubDate>
<description>The article discusses the technical challenges of data movement in multi-die systems, highlighting that interconnecting chiplets is only one part of the architecture required for high-performance computing. (EE Times)</description>
</item>
<item>
<title>GlobalFoundries wins US$2 billion TSMC interposer deal, closing a US packaging gap</title>
<link>https://www.digitimes.com/news/a20261009VL200/tsmc-globalfoundries-packaging-cowos-silicon.html</link>
<pubDate>Fri, 09 Oct 2026 02:43:17 GMT</pubDate>
<description>GlobalFoundries has secured a $2 billion deal from TSMC to manufacture interposers, addressing a supply gap in the US semiconductor packaging market. (DigiTimes)</description>
</item>
<item>
<title>Applied Materials, Intel target AI chip bottlenecks with interconnect scaling and Foveros 3D</title>
<link>https://www.digitimes.com/news/a20261007PD242/applied-materials-intel-ai-chip-manufacturing-development.html</link>
<pubDate>Fri, 09 Oct 2026 01:42:39 GMT</pubDate>
<description>Applied Materials and Intel are collaborating to address AI chip bottlenecks by focusing on interconnect scaling and Foveros 3D packaging technologies. (DigiTimes)</description>
</item>
<item>
<title>GlobalFoundries to produce silicon interposers for TSMC's CoWoS in the US — Five-year agreement valued at $2 billion</title>
<link>https://www.tomshardware.com/tech-industry/semiconductors/globalfoundries-to-produce-silicon-interposers-for-tsmcs-cowos-in-the-us-five-year-agreement-valued-at-usd2-billion</link>
<pubDate>Thu, 08 Oct 2026 18:23:28 GMT</pubDate>
<description>GlobalFoundries has signed a $2 billion, five-year agreement to manufacture silicon interposers in the United States for TSMC's CoWoS packaging technology. (Tom's Hardware)</description>
</item>
<item>
<title>GlobalFoundries to produce silicon interposers for TSMC's CoWoS in the US</title>
<link>https://www.tomshardware.com/tech-industry/semiconductors/globalfoundries-to-produce-silicon-interposers-for-tsmcs-cowos-in-the-us-five-year-agreement-valued-at-usd2-billion</link>
<pubDate>Thu, 08 Oct 2026 18:23:28 GMT</pubDate>
<description>GlobalFoundries has announced it will manufacture silicon interposers in the United States to support TSMC's CoWoS advanced packaging technology. (Tom's Hardware)</description>
</item>
<item>
<title>TSMC taps GlobalFoundries to bolster US silicon interposer production in $2B deal</title>
<link>https://www.theregister.com/systems/2026/10/08/tsmc-taps-globalfoundries-to-bolster-us-silicon-interposer-production-in-2b-deal/5302061</link>
<pubDate>Thu, 08 Oct 2026 17:22:32 GMT</pubDate>
<description>TSMC has entered into a $2 billion agreement with GlobalFoundries to increase the production of silicon interposers within the United States. (The Register)</description>
</item>
<item>
<title>Nittobo expands glass cloth output as AI chip demand strains global supply</title>
<link>https://www.digitimes.com/news/a20261006PD221/nittobo-demand-ai-chip-production-market.html</link>
<pubDate>Tue, 06 Oct 2026 04:47:47 GMT</pubDate>
<description>Nittobo is increasing production of glass cloth materials to meet the rising demand for glass-core substrates and reinforced materials used in AI chip packaging. (DigiTimes)</description>
</item>
<item>
<title>Advanced packaging race expands beyond chipmakers as display, materials, equipment suppliers chase new footholds</title>
<link>https://www.digitimes.com/news/a20261002PD208/packaging-equipment-materials-display-chipmakers.html</link>
<pubDate>Fri, 02 Oct 2026 02:16:23 GMT</pubDate>
<description>The competition for advanced packaging leadership is expanding to include display, materials, and equipment suppliers seeking to secure positions in the high-end chip manufacturing ecosystem. (DigiTimes)</description>
</item>
<item>
<title>AI Drives Larger, Denser Packaging, Raising New Challenges for Equipment Makers</title>
<link>https://www.eetimes.com/ai-drives-larger-denser-packaging-raising-new-challenges-for-equipment-makers</link>
<pubDate>Wed, 30 Sep 2026 08:55:36 GMT</pubDate>
<description>The increasing demand for AI computing is driving the industry toward larger and denser chip packaging, creating significant engineering challenges for equipment and material manufacturers. (EE Times)</description>
</item>
<item>
<title>Intel patent embeds MicroLEDs in chip packaging — technology may enable embedded optical interconnects through TGVs</title>
<link>https://www.tomshardware.com/tech-industry/photonics/intel-patent-embeds-microleds-in-chip-packaging-technology-may-enable-embedded-optical-interconnects-through-tgvs</link>
<pubDate>Tue, 29 Sep 2026 10:30:00 GMT</pubDate>
<description>Intel has patented a method to embed MicroLEDs into chip packaging, a development that could facilitate optical interconnects using Through-Glass Via (TGV) technology. (Tom's Hardware)</description>
</item>
<item>
<title>China's Micro Han Xin code takes aim at Data Matrix in semiconductor traceability</title>
<link>https://www.digitimes.com/news/a20260924VL213/manufacturing-production-chips-packaging-equipment.html</link>
<pubDate>Mon, 28 Sep 2026 00:50:46 GMT</pubDate>
<description>Micro Han Xin is attempting to establish a standard for miniaturized barcode traceability in the semiconductor supply chain. (DigiTimes)</description>
</item>
</channel>
</rss>